



**PET ENGINEERING COLLEGE, VALLIOOR**

**DEPARTMENT OF ECE**

**PRACTICAL RECORD**

**EC3352 DIGITAL SYSTEM DESIGN LABORATORY**

**BACHELOR OF ENGINEERING**

*In*

**ELECTRONICS AND COMMUNICATION ENGINEERING**

**ANNA UNIVERSITY CHENNAI**

**DEC 2023**



**PET ENGINEERING COLLEGE**  
**DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING**  
**An ISO 9001:2015 Certified Institution**



Accredited by NAAC, Approved by AICTE, Recognized by Government of Tamil Nadu and Affiliated to Anna University

**EC3352 DIGITAL SYSTEM DESIGN LABORATORY**

**COURSE CODE: C206**

**SEM/YEAR: III/II**

S.NO	EXPERIMENT LIST
1.	Study of logic gates.
2.	Design and implementation of adders and subtractors using logic gates.
3.	Design and implementation of code converters using logic gates.
4.	Design and implementation of 4-bit binary adder/subtractor and BCD adder using IC 7483.
5.	Design and implementation of 2-bit magnitude comparator using logic gates, 8-bit magnitude comparator using IC 7485
6.	Design and implementation of 16-bit odd/even parity checker/ generator using IC 74180.
7.	Design and implementation of multiplexer and demultiplexer using logic gates and study of IC 74150 and IC 74154.
8.	Design and implementation of encoder and decoder using logic gates and study of IC 7445 and IC 74147.
9.	Construction and verification of 4-bit ripple counter and Mod-10/Mod-12 ripple counter.
10.	Design and implementation of 3-bit synchronous up/down counter.
11.	Implementation of SISO, SIPO, PISO and PIPO shift registers using flip- flops.

## **EC3352 - DIGITAL SYSTEM DESIGN LAB**

### **LIST OF EXPERIMENTS**

1. Study of logic gates.
2. Design and implementation of adders and subtractors using logic gates.
3. Design and implementation of code converters using logic gates.
4. Design and implementation of 4-bit binary adder/subtractor and BCD adder using IC 7483.
5. Design and implementation of 2-bit magnitude comparator using logic gates, 8-bit magnitude comparator using IC 7485.
6. Design and implementation of 16-bit odd/even parity checker/ generator using IC 74180.
7. Design and implementation of multiplexer and demultiplexer using logic gates and study of IC 74150 and IC 74154.
8. Design and implementation of encoder and decoder using logic gates and study of IC 7445 and IC 74147.
9. Construction and verification of 4-bit ripple counter and Mod-10/Mod-12 ripple counter.
10. Design and implementation of 3-bit synchronous up/down counter.
11. Implementation of SISO, SIPO, PISO and PIPO shift registers using flip-flops.



**EXPT NO.:**                    **STUDY OF LOGIC GATES**

**DATE**            :

**AIM:**

*To study about logic gates and verify their truth tables.*

**APPARATUS REQUIRED:**

SL No.	COMPONENT	SPECIFICATION	QTY
1.	AND GATE	IC 7408	1
2.	OR GATE	IC 7432	1
3.	NOT GATE	IC 7404	1
4.	NAND GATE 2 I/P	IC 7400	1
5.	NOR GATE	IC 7402	1
6.	X-OR GATE	IC 7486	1
7.	NAND GATE 3 I/P	IC 7410	1
8.	IC TRAINER KIT	-	1
9.	PATCH CORD	-	14

**THEORY:**

*Circuit that takes the logical decision and the process are called logic gates. Each gate has one or more input and only one output.*

*OR, AND and NOT are basic gates. NAND, NOR and X-OR are known as universal gates. Basic gates form these gates.*

**AND GATE:**

*The AND gate performs a logical multiplication commonly known as AND function. The output is high when both the inputs are high. The output is low level when any one of the inputs is low.*

**OR GATE:**

*The OR gate performs a logical addition commonly known as OR function. The output is high when any one of the inputs is high. The output is low level when both the inputs are low.*

**NOT GATE:**

*The NOT gate is called an inverter. The output is high when the input is low. The output is low when the input is high.*

**NAND GATE:**

*The NAND gate is a contraction of AND-NOT. The output is high when both inputs are low and any one of the input is low .The output is low level when both inputs are high.*

**NOR GATE:**

*The NOR gate is a contraction of OR-NOT. The output is high when both inputs are low. The output is low when one or both inputs are high.*

**X- OR GATE:**


*The output is high when any one of the inputs is high. The output is low when both the inputs are low and both the inputs are high.*

**PROCEDURE:**

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

**AND GATE:**


**SYMBOL:**



**TRUTH TABLE**


A	B	A.B
0	0	0
0	1	0
1	0	0
1	1	1

**PIN DIAGRAM:**



**OR GATE:**


**SYMBOL :**



**TRUTH TABLE**

A	B	A+B
0	0	0
0	1	1
1	0	1
1	1	1

**PIN DIAGRAM :**



**NOT GATE:**


**SYMBOL:**



**TRUTH TABLE :**


A	$\bar{A}$
0	1
1	0

**PIN DIAGRAM:**



**X-OR GATE :**


**SYMBOL :**



**TRUTH TABLE :**


A	B	$\overline{AB} + A\overline{B}$
0	0	0
0	1	1
1	0	1
1	1	0

**PIN DIAGRAM :**



**2- INPUT NAND GATE:**


**SYMBOL:**



**TRUTH TABLE**

A	B	$\overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

**PIN DIAGRAM:**



### 3: INPUT NAND GATE :

SYMBOL :




TRUTH TABLE

A	B	C	$\overline{A.B.C}$
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

### NOR GATE:


SYMBOL :




TRUTH TABLE

A	B	$\overline{A+B}$
0	0	1
0	1	1
1	0	1
1	1	0

PIN DIAGRAM :



PIN DIAGRAM :



**RESULT:**

**EXPT NO.** : **DESIGN OF ADDER AND SUBTRACTOR**

**DATE** :

**AIM:**

To design and construct half adder, full adder, half subtractor and full subtractor circuits and verify the truth table using logic gates.

**APPARATUS REQUIRED:**

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	AND GATE	IC 7408	1
2.	X-OR GATE	IC 7486	1
3.	NOT GATE	IC 7404	1
4.	OR GATE	IC 7432	1
3.	IC TRAINER KIT	-	1
4.	PATCH CORDS	-	23

## ***THEORY:***

### ***HALF ADDER:***

*A half adder has two inputs for the two bits to be added and two outputs one from the sum ' S' and other from the carry ' c' into the higher adder position. Above circuit is called as a carry signal from the addition of the less significant bits sum from the X-OR Gate the carry out from the AND gate.*

### ***FULL ADDER:***

*A full adder is a combinational circuit that forms the arithmetic sum of input; it consists of three inputs and two outputs. A full adder is useful to add three bits at a time but a half adder cannot do so. In full adder sum output will be taken from X-OR Gate, carry output will be taken from OR Gate.*

### ***HALF SUBTRACTOR:***

*The half subtractor is constructed using X-OR and AND Gate. The half subtractor has two input and two outputs. The outputs are difference and borrow. The difference can be applied using X-OR Gate, borrow output can be implemented using an AND Gate and an inverter.*


## **FULL SUBTRACTOR:**

The full subtractor is a combination of X-OR, AND, OR, NOT Gates. In a full subtractor the logic circuit should have three inputs and two outputs. The two half subtractor put together gives a full subtractor. The first half subtractor will be C and A B. The output will be difference output of full subtractor. The expression AB assembles the borrow output of the half subtractor and the second term is the inverted difference output of first X-OR.

## **LOGIC**

### **DIAGRAM:**

### **HALF ADDER**



### **TRUTH TABLE:**

<b>A</b>	<b>B</b>	<b>CARRY</b>	<b>SUM</b>
<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
<b>0</b>	<b>1</b>	<b>0</b>	<b>1</b>

1	0	0	1
1	1	1	0

**K-Map for SUM:**

**K-Map for CARRY:**

	B	00	01
A	00		1
	01	1	

	B	00	01
A	00		
	01		1


**SUM = A'B + AB'**

**CARRY = AB**

**LOGIC DIAGRAM:**

**FULL ADDER**

**FULL ADDER USING TWO HALF ADDER**



**TRUTH TABLE:**

A	B	C	CARRY	SUM
---	---	---	-------	-----

0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

**K-Map for SUM:**

		BC			
		00	01	11	10
A	0		1		1
	1	1		1	

$$SUM = A'B'C + A'BC' + ABC' + ABC$$


**K-Map for CARRY:**

		BC			
		00	01	11	10
A	0			1	
	1		1	1	1

$$CARRY = AB + BC$$

**+ ACLOGIC DIAGRAM:**

## HALF SUBTRACTOR



### TRUTH TABLE:

<i>A</i>	<i>B</i>	<i>BORROW</i>	<i>DIFFERENCE</i>
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

### K-Map for DIFFERENCE:

		B	
		00	01
A	00		1
	01	1	


$$\text{DIFFERENCE} = A'B + AB'$$

### K-Map for BORROW:


		B	
		00	01
A	00		1
	01		

$$\text{BORROW} = A'B$$

**LOGIC DIAGRAM:  
FULL SUBTRACTOR**



**FULL SUBTRACTOR USING TWO HALF SUBTRACTOR:**



**TRUTH TABLE:**

<b>A</b>	<b>B</b>	<b>C</b>	<b>BORROW</b>	<b>DIFFERENCE</b>
<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>

0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

**K-Map for Difference:**

		BC			
		00	01	11	10
A	0		1		1
	1	1		1	

$$\text{Difference} = A'B'C + A'BC' + AB'C' + ABC$$

**K-Map for Borrow:**

		BC			
		00	01	11	10
A	0		1	1	1
	1			1	

$$\text{Borrow} = A'B + BC + A'C$$

**PROCEDURE:**

- (i) Connections are given as per circuit diagram.

- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

**RESULT:**

**EXPT NO.:**

**DATE :**

**DESIGN AND IMPLEMENTATION OF CODE CONVERTOR**

**AIM**

: To design and implement 4-bit

- (i) Binary to gray code converter
- (ii) Gray to binary code converter
- (iii) BCD to excess-3 code converter
- (iv) Excess-3 to BCD code converter

**APPARATUS REQUIRED:**

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	X-OR GATE	IC 7486	1

2.	AND GATE	IC 7408	1
3.	OR GATE	IC 7432	1
4.	NOT GATE	IC 7404	1
5.	IC TRAINER KIT	-	1
6.	PATCH CORDS	-	35

**THEORY:**

The availability of large variety of codes for the same discrete elements of information results in the use of different codes by different systems. A conversion circuit must be inserted between the two systems if each uses different codes for same information. Thus, code converter is a circuit that makes the two systems compatible even though each uses different binary code.

The bit combination assigned to binary code to gray code. Since each code uses four bits to represent a decimal digit. There are four inputs and four outputs. Gray code is a non-weighted code.

The input variable are designated as B3, B2, B1, B0 and the output variables are designated as C3, C2, C1, Co. from the truth table, combinational circuit is designed. The Boolean functions are obtained from K-Map for each output variable.


A code converter is a circuit that makes the two systems compatible even though each uses a different binary code. To convert from binary code to Excess-3 code, the input lines must supply the bit combination of elements as specified by code and the output lines generate the corresponding bit combination of code. Each one of the four maps represents one of the four outputs of the circuit as a function of the four input variables.

A two-level logic diagram may be obtained directly from the

Boolean expressions derived by the maps. These are various other possibilities for a logic diagram that implements this circuit. Now the OR gate whose output is  $C+D$  has been used to implement partially each of three outputs.

**LOGIC DIAGRAM:**

**BINARY TO GRAY CODE CONVERTOR**



**K-Map for  $G_3$ :**

		B1B0			
		00	01	11	10
B3B2	00				
	01				
	11	1	1	1	1
	10	1	1	1	1

$G_3 = B_3$

**K-Map for  $G_2$ :**

		B1B0			
		00	01	11	10
B3B2	00				
	01	1	1	1	1
	11				
	10	1	1	1	1

$$G2 = B3 \oplus B2$$

***K-Map for  $G_1$ :***

		B1B0			
		00	01	11	10
B3B2	00			1	1
	01	1	1		
	11	1	1		
	10			1	1

$$G1 = B1 \oplus B2$$

***K-Map for  $G_0$ :***

		B1B0			
		00	01	11	10
B3B2	00		1		1
	01		1		1
	11		1		1
	10		1		1

$$G_0 = B_1 \oplus B_0$$


**TRUTH TABLE:**

**| Binary input | Gray code output |**

<b>B3</b>	<b>B2</b>	<b>B1</b>	<b>B0</b>	<b>G3</b>	<b>G2</b>	<b>G1</b>	<b>G0</b>
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

**LOGIC DIAGRAM:**

**GRAY CODE TO BINARY CONVERTOR**



**K-Map for  $B_3$ :**

		G1G0			
		00	01	11	10
G3G2	00	0	0	0	0
	01	0	0	0	0
	11	1	1	1	1
	10	1	1	1	1

**$B_3 = G_3$**

**K-Map for  $B_2$ :**

		G1G0			
		00	01	11	10
G3G2	00	0	0	0	0
	01	1	1	1	1
	11	0	0	0	0
	10	1	1	1	1

$$B2 = G3 \oplus G2$$

***K-Map for B<sub>1</sub>:***

		G1G0			
		00	01	11	10
G3G2	00	0	0	1	1
	01	1	1	0	0
	11	0	0	1	1
	10	1	1	0	0

$$B1 = G3 \oplus G2 \oplus G1$$

**K-Map for B<sub>0</sub>:**

		G <sub>1</sub> G <sub>0</sub>			
		00	01	11	10
G <sub>3</sub> G <sub>2</sub>	00	0	①	0	①
	01	①	0	①	0
	11	0	①	0	①
	10	①	0	①	0

$$B_0 = G_3 \oplus G_2 \oplus G_1 \oplus G_0$$

**TRUTH TABLE:**


| **Gray Code** | **Binary Code** |

<b>G<sub>3</sub></b>	<b>G<sub>2</sub></b>	<b>G<sub>1</sub></b>	<b>G<sub>0</sub></b>	<b>B<sub>3</sub></b>	<b>B<sub>2</sub></b>	<b>B<sub>1</sub></b>	<b>B<sub>0</sub></b>
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	1	0	0	1	0
0	0	1	0	0	0	1	1
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	1
0	1	0	1	0	1	1	0
0	1	0	0	0	1	1	1
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	1
1	1	1	1	1	0	1	0
1	1	1	0	1	0	1	1
1	0	1	0	1	1	0	0
1	0	1	1	1	1	0	1
1	0	0	1	1	1	1	0
1	0	0	0	1	1	1	1


--	--	--	--	--	--	--	--

**LOGIC DIAGRAM:**

**BCD TO EXCESS-3 CONVERTOR**



**K-Map for  $E_3$ :**



**$E3 = B3 + B2 (B0 + B1)$**

***K-Map for  $E_2$ :***

		B1B0			
		00	01	11	10
B3B2	00		1	1	1
	01	1			
	11	x	x	x	x
	10		1	x	x

$$E_2 = B_2 \oplus (B_1 + B_0)$$

***K-Map for  $E_1$ :***

		B1B0			
		00	01	11	10
B3B2	00	1		1	
	01	1		1	
	11	x	x	x	x
	10	1		x	x

$$E1 = B1 \oplus B0$$

**K-Map for  $E_0$ :**

		B1B0			
		00	01	11	10
B3B2	00	1			1
	01	1			1
	11	x	x	x	x
	10	1		x	x

$$E0 = \overline{B0}$$

**TRUTH TABLE:**


**BCD input** / **Excess – 3 output**

B3	B2	B1	B0	G3	G2	G1	G0
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	x	x	x	x
1	0	1	1	x	x	x	x
1	1	0	0	x	x	x	x
1	1	0	1	x	x	x	x

1	1	1	0	x	x	x	x
1	1	1	1	x	x	x	x

**LOGIC DIAGRAM:**

**EXCESS-3 TO BCD CONVERTOR**



**K-Map for A:**

		X3 X4			
		00	01	11	10
X1 X2	00	X	X	0	X
	01	0	0	0	0
	11	1	X	X	X
	10	0	0	1	0

$$A = X1 X2 + X3 X4 X1$$

**K-Map for B:**

		X3 X4			
		00	01	11	10
X1 X2	00	X	X	0	X
	01	0	0	1	0
	11	0	X	X	X
	10	1	1	0	1

$$B = X2 \oplus (\bar{X}3 + \bar{X}4)$$

**K-Map for C:**

		X3 X4			
		00	01	11	10
X1 X2	00	X	X	0	X
	01	0	1	X	1
	11	0	X	X	X
	10	X	1	0	1

$$C = X3 \oplus X4$$

***K-Map for D:***

		X3 X4			
		00	01	11	10
X1 X2	00	X	X	0	X
	01	1	0	0	1
	11	1	X	X	X
	10	1	0	0	1

$$D = \overline{X4}$$

**TRUTH TABLE:**

**/ Excess – 3 Input / BCD Output**  
**/**

<b>B3</b>	<b>B2</b>	<b>B1</b>	<b>B0</b>	<b>G 3</b>	<b>G 2</b>	<b>G 1</b>	<b>G 0</b>
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	1
0	1	0	1	0	0	1	0
0	1	1	0	0	0	1	1
0	1	1	1	0	1	0	0
1	0	0	0	0	1	0	1
1	0	0	1	0	1	1	0
1	0	1	0	0	1	1	1
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	1

**PROCEDURE:**

- (i) Connections were given as per circuit diagram.
- (ii) Logical inputs were given as per truth table
- (iii) Observe the logical output and verify with the truth tables.

**RESULT:**

**EXPT NO. : DESIGN OF 4-BIT ADDER AND SUBTRACTOR**  
**DATE:**

**AIM:**

To design and implement 4-bit adder and subtractor using IC 7483.

**APPARATUS REQUIRED:**

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	IC	IC 7483	1
2.	EX-OR GATE	IC 7486	1
3.	NOT GATE	IC 7404	1
3.	IC TRAINER KIT	-	1
4.	PATCH CORDS	-	40

**THEORY:**

#### **4 BIT BINARY ADDER:**

A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers. It can be constructed with full adders connected in cascade, with the output carry from each full adder connected to the input carry of next full adder in chain. The augends bits of 'A' and the addend bits of 'B' are designated by subscript numbers from right to left, with subscript 0 denoting the least significant bits. The carries are connected in chain through the full adder. The input carry to the adder is  $C_0$  and it ripples through the full adder to the output carry  $C_4$ .

#### **4 BIT BINARY SUBTRACTOR:**

The circuit for subtracting  $A-B$  consists of an adder with inverters, placed between each data input 'B' and the corresponding input of full adder. The input carry  $C_0$  must be equal to 1 when performing subtraction.

#### **4 BIT BINARY ADDER/SUBTRACTOR:**

The addition and subtraction operation can be combined into one circuit with one common binary adder. The mode input  $M$  controls the operation. When  $M=0$ , the circuit is adder circuit. When  $M=1$ , it becomes subtractor.


#### **4 BIT BCD ADDER:**

Consider the arithmetic addition of two decimal digits in BCD, together with an input carry from a previous stage. Since each input digit does not exceed 9, the output sum cannot be greater than 19, the 1 in the sum being an input carry. The output of two decimal digits must be represented in BCD and should appear in the form

listed in the columns.


ABCD adder that adds 2 BCD digits and produce a sum digit in BCD. The 2 decimal digits, together with the input carry, are first added in the top 4 bit adder to produce the binary sum.

**PIN DIAGRAM FOR IC 7483:**




**LOGIC DIAGRAM:**


**4 BIT BINARY ADDER**



**LOGIC DIAGRAM:  
4-BIT BINARY SUBTRACTOR**




**LOGIC DIAGRAM:  
4- BIT BINARY ADDER/SUBTRACTOR**



**TRUTH TABLE:**

<i>Input Data A</i>				<i>Input Data B</i>				<i>Addition</i>				<i>Subtraction</i>					
<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>B4</i>	<i>B3</i>	<i>B2</i>	<i>B1</i>	<i>C</i>	<i>S4</i>	<i>S3</i>	<i>S2</i>	<i>S1</i>	<i>B</i>	<i>D4</i>	<i>D3</i>	<i>D2</i>	<i>D1</i>
1	0	0	0	0	0	1	0	0	1	0	1	0	1	0	1	1	0
1	0	0	0	1	0	0	0	1	0	0	0	0	1	0	0	0	0
0	0	1	0	1	0	0	0	0	1	0	1	0	0	1	0	1	0
0	0	0	1	0	1	1	1	0	1	0	0	0	0	1	0	1	0
1	0	1	0	1	0	1	1	1	0	0	1	0	0	1	1	1	1
1	1	1	0	1	1	1	1	1	1	0	1	0	0	1	1	1	1
1	0	1	0	1	1	0	1	1	0	1	1	1	0	1	1	0	1

**LOGIC  
DIAGRAM:  
BCD ADDER**



**K MAP**

		S1 S2			
		00	01	11	10
S3 S4	00	0	0	0	0
	01	0	0	0	0
	11	1	1	1	1
	10	0	0	1	1

$$Y = S4 (S3 + S2)$$

**TRUTH TABLE:**

<b>BCD SUM</b>				<b>CARR Y</b>
<b>S 4</b>	<b>S3</b>	<b>S2</b>	<b>S1</b>	<b>C</b>
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

**PROCEDURE:**

- (i) Connections were given as per circuit diagram.
- (ii) Logical inputs were given as per truth table
- (iii) Observe the logical output and verify with the truth tables.

**RESULT:**

**EXPT NO. :**

**DATE:**

**DESIGN AND IMPLEMENTATION OF MAGNITUDE  
COMPARATOR**

**AIM**

**:** To design and implement

- (i) 2 – bit magnitude comparator using basic gates.
- (ii) 8 – bit magnitude comparator using IC 7485.

**APPARATUS REQUIRED:**

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	AND GATE	IC 7408	2
2.	X-OR GATE	IC 7486	1
3.	OR GATE	IC 7432	1
4.	NOT GATE	IC 7404	1
5.	4-BIT MAGNITUDE COMPARATOR	IC 7485	2
6.	IC TRAINER KIT	-	1
7.	PATCH CORDS	-	30

**THEORY:**

The comparison of two numbers is an operator that determine one number is greater than, less than (or) equal to the other number. A magnitude comparator is a combinational circuit that compares two numbers A and B and determine their relative magnitude. The outcome of the comparator is specified by three binary variables that indicate whether  $A > B$ ,  $A = B$  (or)  $A < B$ .

$$A = A_3 A_2 A_1 A_0$$

$$B = B_3 B_2 B_1 B_0$$

The equality of the two numbers and B is displayed in a combinational circuit designated by the symbol (A=B).

This indicates A greater than B, then inspect the relative magnitude of pairs of significant digits starting from most significant position. A is 0 and that of B is 0.

We have A<B, the sequential comparison can be expanded as

$$A > B = A_3 B_3^1 + X_3 A_2 B_2^1 + X_3 X_2 A_1 B_1^1 + X_3 X_2 X_1 A_0 B_0^1$$

$$A < B = A_3^1 B_3 + X_3 A_2^1 B_2 + X_3 X_2 A_1^1 B_1 + X_3 X_2 X_1 A_0^1 B_0$$


The same circuit can be used to compare the relative magnitude of two BCD digits.

Where, A = B is expanded as,



$$A = B = (A_3 + B_3) (A_2 + B_2) (A_1 + B_1) (A_0 + B_0)$$

X<sub>3</sub>            X<sub>2</sub>            X<sub>1</sub>            X<sub>0</sub>

**LOGIC DIAGRAM:  
2 BIT MAGNITUDE COMPARATOR**



## K MAP



		B1B0			
		00	01	11	10
A1A0	00	1			
	01		1		
	11			1	
	10				1


$$A = B = (A_0 \odot B_0)(A_1 \odot B_1)$$

### TRUTH TABLE


A	A	B	B	A > B	A = B	A < B
1	0	1	0	0	0	1
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0

1	1	1	1	0	1	0
---	---	---	---	---	---	---

***PIN DIAGRAM FOR IC 7485:***



**LOGIC DIAGRAM:  
8 BIT MAGNITUDE COMPARATOR**



**TRUTH TABLE:**

<b>A</b>	<b>B</b>	<b>A&gt;B</b>	<b>A= B</b>	<b>A&lt; B</b>
<b>0000 000 0</b>	<b>0000 000 0</b>	<b>0</b>	<b>1</b>	<b>0</b>
<b>0001 000 1</b>	<b>0000 000 0</b>	<b>1</b>	<b>0</b>	<b>0</b>
<b>0000 000 0</b>	<b>0001 000 1</b>	<b>0</b>	<b>0</b>	<b>1</b>

***PROCEDURE:***

- (i) Connections are given as per circuit diagram.*
- (ii) Logical inputs are given as per circuit diagram.*
- (iii) Observe the output and verify the truth table.*

***RESULT:***

**EXPT NO.**

**:DATE:**

**16 BIT ODD/EVEN PARITY CHECKER /GENERATOR**

**AIM**

**:** To design and implement 16 bit odd/even parity checker generator using IC 74180.

**APPARATUS REQUIRED:**


Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	NOT GATE	IC 7404	1
1.		IC 74180	2
2.	IC TRAINER KIT	-	1
3.	PATCH CORDS	-	30

**THEORY:**

A parity bit is used for detecting errors during transmission of binary information. A parity bit is an extra bit included with a binary message to make the number is either even or odd. The message including the parity bit is transmitted and then checked at the receiver ends for errors. An error is detected if the checked parity bit doesn't correspond to the one transmitted. The circuit that generates the parity bit in the transmitter is called a 'parity generator' and the circuit that checks the parity in the receiver is called a 'parity checker'.

In even parity, the added parity bit will make the total number is even amount. In odd parity, the added parity bit will make the total number is odd amount. The parity checker circuit checks for possible errors in the transmission. If the information is passed in even parity, then the bits required must have an even number of 1's. An error occur during transmission, if the received bits have an odd number of 1's indicating that one bit has changed in value during transmission.

**PIN DIAGRAM FOR IC 74180:**




**FUNCTION TABLE:**

<b>INPUTS</b>		<b>OUTPUTS</b>		
<b>Number of High Data Inputs (I0 – I7)</b>	<b>PE</b>	<b>PO</b>	<b>ΣE</b>	<b>ΣO</b>
<b>EVEN</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>0</b>
<b>ODD</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>
<b>EVEN</b>	<b>0</b>	<b>1</b>	<b>0</b>	<b>1</b>

<b>ODD</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b>0</b>
<b>X</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>0</b>
<b>X</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>1</b>

**LOGIC DIAGRAM:**


**16 BIT ODD/EVEN PARITY CHECKER**



**TRUTH TABLE:**

<i>17 16 15 14 13 12 11 10</i>	<i>17'16'15'14'13'12'11' 10'</i>	<b>Active</b>	$\Sigma E$	$\Sigma O$
<i>0 0 0 0 0 0 0 0</i> <i>1</i>	<i>0 0 0 0 0 0 0 0</i>	<b>1</b>	<b>1</b>	<b>0</b>
<i>0 0 0 0 0 1 1</i> <i>0</i>	<i>0 0 0 0 0 1 1 0</i>	<b>0</b>	<b>1</b>	<b>0</b>
<i>0 0 0 0 0 1 1</i> <i>0</i>	<i>0 0 0 0 0 1 1 0</i>	<b>1</b>	<b>0</b>	<b>1</b>

**LOGIC DIAGRAM:  
16 BIT ODD/EVEN PARITY GENERATOR**



**TRUTH TABLE:**

<i>I</i> <sub>17</sub> <i>I</i> <sub>16</sub> <i>I</i> <sub>15</sub> <i>I</i> <sub>14</sub> <i>I</i> <sub>13</sub> <i>I</i> <sub>12</sub> <i>I</i> <sub>11</sub> <i>I</i> <sub>10</sub>	<i>I</i> <sub>17</sub> <i>I</i> <sub>16</sub> <i>I</i> <sub>15</sub> <i>I</i> <sub>14</sub> <i>I</i> <sub>13</sub> <i>I</i> <sub>12</sub> <i>I</i> <sub>11</sub> <i>I</i> <sub>10</sub>	Active	$\Sigma E$	$\Sigma O$
1 1 0 0 0 0 0 0 0	1 1 0 0 0 0 0 0 0	1	1	0
1 1 0 0 0 0 0 0 0	1 1 0 0 0 0 0 0 0	0	0	1
1 1 0 0 0 0 0 0 0	0 1 0 0 0 0 0 0 0	0	1	0

***PROCEDURE:***

- (i) Connections are given as per circuit diagram.*
- (ii) Logical inputs are given as per circuit diagram.*
- (iii) Observe the output and verify the truth table.*

***RESULT:***

**EXPT NO.**

**:DATE:**

**DESIGN AND IMPLEMENTATION OF MULTIPLEXER AND DEMULTIPLEXER**

**AIM**

*: To design and implement multiplexer and demultiplexer using logic gates and study of IC 74150 and IC 74154.*

**APPARATUS REQUIRED:**

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	3 I/P AND GATE	IC 7411	2
2.	OR GATE	IC 7432	1
3.	NOT GATE	IC 7404	1
2.	IC TRAINER KIT	-	1
3.	PATCH CORDS	-	32

**THEORY:**

**MULTIPLEXER:**

*Multiplexer means transmitting a large number of information units over a smaller number of channels or lines. A digital multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by a set of selection lines.*


Normally there are  $2^n$  input line and  $n$  selection lines whose bit combination determine which input is selected.

### **DEMULTIPLEXER:**

The function of Demultiplexer is in contrast to multiplexer function. It takes information from one line and distributes it to a given number of output lines. For this reason, the demultiplexer is also known as a data distributor. Decoder can also be used as demultiplexer.

In the 1: 4 demultiplexer circuit, the data input line goes to all of the AND gates. The data select lines enable only one gate at a time and the data on the data input line will pass through the selected gate to the associated data output line.

### **BLOCK DIAGRAM FOR 4:1 MULTIPLEXER:**




### **FUNCTION TABLE:**

<b>S1</b>	<b>S0</b>	<b>INPUTS Y</b>
-----------	-----------	-----------------

<b>0</b>	<b>0</b>	<b><math>D0 \rightarrow D0 S1' S0'</math></b>
<b>0</b>	<b>1</b>	<b><math>D1 \rightarrow D1 S1' S0</math></b>
<b>1</b>	<b>0</b>	<b><math>D2 \rightarrow D2 S1 S0'</math></b>
<b>1</b>	<b>1</b>	<b><math>D3 \rightarrow D3 S1 S0</math></b>

$$Y = D0 S1' S0' + D1 S1' S0 + D2 S1 S0' + D3 S1 S0$$

**CIRCUIT DIAGRAM FOR MULTIPLEXER:**




**TRUTH TABLE:**

<b>S1</b>	<b>S0</b>	<b>Y = OUTPUT</b>
-----------	-----------	-------------------

<i>0</i>	<i>0</i>	<i>D0</i>
<i>0</i>	<i>1</i>	<i>D1</i>
<i>1</i>	<i>0</i>	<i>D2</i>
<i>1</i>	<i>1</i>	<i>D3</i>

**BLOCK DIAGRAM FOR 1:4 DEMULTIPLEXER:**




**FUNCTION TABLE:**

<i>S1</i>	<i>S0</i>	<i>INPUT</i>
<i>0</i>	<i>0</i>	$X \rightarrow D0 = X S1' S0'$
<i>0</i>	<i>1</i>	$X \rightarrow D1 = X S1' S0$
<i>1</i>	<i>0</i>	$X \rightarrow D2 = X S1 S0'$
<i>1</i>	<i>1</i>	$X \rightarrow D3 = X S1 S0$

$$Y = X S1' S0' + X S1' S0 + X S1 S0' + X S1 S0$$


**LOGIC DIAGRAM FOR DEMULTIPLEXER:**




**TRUTH TABLE:**

<b>INPUT</b>			<b>OUTPUT</b>			
<b>S1</b>	<b>S0</b>	<b>I/P</b>	<b>D0</b>	<b>D1</b>	<b>D2</b>	<b>D3</b>
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	0
1	1	1	0	0	0	1

**PIN DIAGRAM FOR IC 74150:**



***PIN DIAGRAM FOR IC 74154:***



**PROCEDURE:**

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

**RESULT:**

**EXPT NO. :**

**DATE:**

**DESIGN AND IMPLEMENTATION OF ENCODER AND  
DECODER**

**AIM:**

To design and implement encoder and decoder using logic gates and study of IC 7445 and IC 74147.

**APPARATUS REQUIRED:**

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	3 I/P NAND GATE	IC 7410	2
2.	OR GATE	IC 7432	3
3.	NOT GATE	IC 7404	1
2.	IC TRAINER KIT	-	1
3.	PATCH CORDS	-	27

**THEORY:**

**ENCODER:**

An encoder is a digital circuit that perform inverse operation of a decoder. An encoder has  $2^n$  input lines and  $n$  output lines. In encoder the output lines generates the binary code corresponding to the input value. In octal to binary encoder it has eight inputs, one for each octal digit and three output that generate the corresponding binary code. In encoder it is assumed that only one input has a value of one at any given time otherwise the circuit is meaningless. It has an ambiguity that when all inputs are zero the outputs are zero. The

zero outputs can also be generated when  $D_0 = 1$ .


### **DECODER:**

A decoder is a multiple input multiple output logic circuit which converts coded input into coded output where input and output codes are different. The input code generally has fewer bits than the output code. Each input code word produces a different output code word i.e there is one to one mapping can be expressed in truth table. In the block diagram of decoder circuit the encoded information is present as  $n$  input producing  $2^n$  possible outputs.  $2^n$  output values are from 0 through out  $2^n - 1$ .


### **PIN DIAGRAM FOR IC**

#### **7445: BCD TO**


#### **DECIMAL DECODER:**



**PIN DIAGRAM FOR IC 74147:**




**LOGIC DIAGRAM FOR ENCODER:**



**TRUTH TABLE:**

INPUT							OUTPUT		
Y1	Y2	Y3	Y4	Y5	Y6	Y7	A	B	C
1	0	0	0	0	0	0	0	0	1
0	1	0	0	0	0	0	0	1	0
0	0	1	0	0	0	0	0	1	1
0	0	0	1	0	0	0	1	0	0
0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	1	1	1	1

**LOGIC DIAGRAM FOR DECODER:**



**TRUTH TABLE:**

INPUT			OUTPUT			
E	A	B	D0	D1	D2	D3
1	0	0	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

***PROCEDURE:***

- (i) Connections are given as per circuit diagram.*
- (ii) Logical inputs are given as per circuit diagram.*
- (iii) Observe the output and verify the truth table.*

***RESULT:***

**EXPT NO. :**

**DATE:**

**CONSTRUCTION AND VERIFICATION OF 4 BIT RIPPLE  
COUNTER AND MOD 10/MOD 12 RIPPLE  
COUNTER**

**AIM:**

To design and verify 4 bit ripple counter mod 10/ mod 12 ripple counter.

**APPARATUS REQUIRED:**


Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	JK FLIP FLOP	IC 7476	2
2.	NAND GATE	IC 7400	1
3.	IC TRAINER KIT	-	1
4.	PATCH CORDS	-	30

**THEORY:**


A counter is a register capable of counting number of clock pulse arriving at its clock input. Counter represents the number of clock pulses arrived. A specified sequence of states appears as counter output. This is the main difference between a register and a counter. There are two types of counter, synchronous and asynchronous. In synchronous common clock is given to all flip flop and in asynchronous first flip flop is clocked by external pulse and then each successive flip flop is clocked by Q or  $\overline{Q}$  output of previous stage. As soon the clock of second stage is triggered by output of first stage. Because of inherent propagation delay time all flip flops are

not activated at same time which results in asynchronous operation. **PIN**

**DIAGRAM FOR IC 7476:**




**LOGIC DIAGRAM FOR 4 BIT RIPPLE COUNTER:**



**TRUTH TABLE:**

<b>CLK</b>	<b>Q A</b>	<b>Q B</b>	<b>QC</b>	<b>QD</b>
<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
<b>1</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>0</b>
<b>2</b>	<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>
<b>3</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>0</b>
<b>4</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
<b>5</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>0</b>
<b>6</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b>0</b>
<b>7</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>0</b>
<b>8</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>1</b>
<b>9</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>
<b>10</b>	<b>0</b>	<b>1</b>	<b>0</b>	<b>1</b>
<b>11</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>1</b>
<b>12</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>1</b>
<b>13</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>1</b>
<b>14</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b>1</b>
<b>15</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>


**LOGIC DIAGRAM FOR MOD - 10 RIPPLE COUNTER:**



**TRUTH TABLE:**

<b>CLK</b>	<b>QA</b>	<b>QB</b>	<b>QC</b>	<b>QD</b>
<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
<b>1</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>0</b>
<b>2</b>	<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>
<b>3</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>0</b>
<b>4</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
<b>5</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>0</b>
<b>6</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b>0</b>
<b>7</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>0</b>
<b>8</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>1</b>
<b>9</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>
<b>10</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>

**LOGIC DIAGRAM FOR MOD - 12 RIPPLE COUNTER:**



**TRUTH TABLE:**

<b>CLK</b>	<b>QA</b>	<b>QB</b>	<b>QC</b>	<b>QD</b>
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1
10	0	1	0	1
11	1	1	0	1
12	0	0	0	0

***PROCEDURE:***

- (i) Connections are given as per circuit diagram.*
- (ii) Logical inputs are given as per circuit diagram.*
- (iii) Observe the output and verify the truth table.*

***RESULT:***

**EXPT NO. :**

**DATE:**

**DESIGN AND IMPLEMENTATION OF 3 BIT  
SYNCHRONOUS UP/DOWN  
COUNTER**

**AIM:**

*To design and implement 3 bit synchronous up/down counter.*







**APPARATUS REQUIRED:**

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	JK FLIP FLOP	IC 7476	2
2.	3 I/P AND GATE	IC 7411	1
3.	OR GATE	IC 7432	1
4.	XOR GATE	IC 7486	1
5.	NOT GATE	IC 7404	1
6.	IC TRAINER KIT	-	1
7.	PATCH CORDS	-	35


**THEORY:**

*A counter is a register capable of counting number of clock pulse arriving at its clock input. Counter represents the number of clock pulses arrived. An up/down counter is one that is capable of progressing in increasing order or decreasing order through a certain sequence. An up/down counter is also called bidirectional counter. Usually up/down operation of the counter is controlled by up/down signal. When this signal is high counter goes through up sequence and when up/down signal is low counter follows reverse sequence.*

## K MAP



## STATE DIAGRAM:





**TRUTH TABLE:**

Input Up/Down <i>n</i>	Present State			Next State			A		B		C	
	<i>Q<sub>A</sub></i>	<i>Q<sub>B</sub></i>	<i>Q<sub>C</sub></i>	<i>Q<sub>A+1</sub></i>	<i>Q<sub>B+1</sub></i>	<i>Q<sub>C+1</sub></i>	<i>J<sub>A</sub></i>	<i>K<sub>A</sub></i>	<i>J<sub>B</sub></i>	<i>K<sub>B</sub></i>	<i>J<sub>C</sub></i>	<i>K<sub>C</sub></i>
0	0	0	0	1	1	1	1	X	1	X	1	X
0	1	1	1	1	1	0	X	0	X	0	X	1
0	1	1	0	1	0	1	X	0	X	1	1	X
0	1	0	1	1	0	0	X	0	0	X	X	1
0	1	0	0	0	1	1	X	1	1	X	1	X
0	0	1	1	0	1	0	0	X	X	0	X	1
0	0	1	0	0	0	1	0	X	X	1	1	X
0	0	0	1	0	0	0	0	X	0	X	X	1
1	0	0	0	0	0	1	0	X	0	X	1	X
1	0	0	1	0	1	0	0	X	1	X	X	1
1	0	1	0	0	1	1	0	X	X	0	1	X
1	0	1	1	1	0	0	1	X	X	1	X	1
1	1	0	0	1	0	1	X	0	0	X	1	X
1	1	0	1	1	1	0	X	0	1	X	X	1
1	1	1	0	1	1	1	X	0	X	0	1	X
1	1	1	1	0	0	0	X	1	X	1	X	1

**PROCEDURE:**

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

**RESULT:**

**EXPT NO.**

**:DATE:**

**DESIGN AND IMPLEMENTATION OF SHIFT REGISTER**

**AIM**

- :** To design and implement
- (i) Serial in serial out
  - (ii) Serial in parallel out
  - (iii) Parallel in serial out
  - (iv) Parallel in parallel out

**APPARATUS REQUIRED:**


Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	D FLIP FLOP	IC 7474	2
2.	OR GATE	IC 7432	1
3.	IC TRAINER KIT	-	1
4.	PATCH CORDS	-	35

**THEORY:**

A register is capable of shifting its binary information in one or both directions is known as shift register. The logical configuration of shift register consist of a D-Flip flop cascaded with output of one flipflop connected to input of next flip flop. All flip flops receive common clock pulses which causes the shift in the output of the flip flop. The simplest possible shift register is one that uses only flip flop. The output of a given flip flop is connected to the input of next flip flop of

the register. Each clock pulse shifts the content of register one bit position to right.


**PIN DIAGRAM:**



**LOGIC DIAGRAM:**

**SERIAL IN SERIAL**

**OUT:**




**TRUTH TABLE:**

<b>CLK</b>	<b>Serial in</b>	<b>Serial out</b>
<b>1</b>	<b>1</b>	<b>0</b>
<b>2</b>	<b>0</b>	<b>0</b>
<b>3</b>	<b>0</b>	<b>0</b>
<b>4</b>	<b>1</b>	<b>1</b>
<b>5</b>	<b>X</b>	<b>0</b>
<b>6</b>	<b>X</b>	<b>0</b>
<b>7</b>	<b>X</b>	<b>1</b>

**LOGIC DIAGRAM:**

**SERIAL IN PARALLEL OUT:**




**TRUTH TABLE:**

<b>CLK</b>	<b>DAT A</b>	<b>OUTP UT</b>			
		<b>Q A</b>	<b>Q B</b>	<b>Q C</b>	<b>Q D</b>
<b>1</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>0</b>
<b>2</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>

<b>3</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>1</b>
<b>4</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>


**LOGIC DIAGRAM:  
PARALLEL IN SERIAL  
OUT:**



**TRUTH TABLE:**

<b>CLK</b>	<b>Q 3</b>	<b>Q 2</b>	<b>Q1</b>	<b>Q0</b>	<b>O/P</b>
<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>1</b>
<b>1</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
<b>2</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
<b>3</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>1</b>

**LOGIC DIAGRAM:  
PARALLEL IN PARALLEL OUT:**



**TRUTH TABLE:**

CLK	DATA INPUT				OUTPUT			
	D A	D B	D C	D D	Q A	Q B	Q C	Q D
1	1	0	0	1	1	0	0	1
2	1	0	1	0	1	0	1	0

**PROCEDURE:**

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

**RESULT:**

